

**WHAT IS CLAIMED IS:**

1           1. A device for controlling a system time clock (STC) signal of an MPEG decoder  
2 comprising:

3           a first subtractor receiving a plurality of program clock reference (PCR) values and a  
4 plurality of STC values, and outputting first gap values being a difference between a respectively  
5 received PCR and STC values;

6           a controller determining whether a current PCR value has been updated two or more  
7 times;

8           a plurality of difference (DIF) registers storing successively output first gap values of the  
9 first subtractor if the current PCR value has not been updated two or more times under the control  
10 of the controller;

11           a second subtractor calculating a second gap value being a difference between a current  
12 output value of the first subtractor and the first gap value previously stored in the plurality of DIF  
13 registers if the PCR value has been updated two or more times, and storing successively  
14 calculated second gap values in a plurality of gap registers;

15           a mean calculator calculating a mean value of the second gap values stored in the gap  
16 registers and outputting an output value;

17           an LPF/gain controller processing the output value from the mean calculator by  
18 performing low pass filtering and gain control;

19           a voltage controlled oscillator outputting a clock signal having a desired frequency by  
20 receiving a value from the LPF/gain controller; and

21           a temporary STC counter counting based on the clock signal, to output the STC value to  
22   the first subtractor.

1           2. The device of claim 1, wherein the output value of the mean calculator is input to the  
2   LPF/gain controller through a pulse width modulator (PWM) controller.

1           3. The device of claim 1, wherein the controller controls the temporary STC counter, the  
first subtractor, the second subtractor, and the mean calculator, and receives an external PCR  
extracted value.

1           4. The device of claim 1, wherein the DIF registers, the gap registers, the temporary STC  
counter are reset before the first gap values between the plurality of PCR values and the STC  
value are calculated.

1           5. A method for controlling a system time clock (STC) of an MPEG decoder comprising  
2   the steps of:

3           increasing a temporary STC value to a desired frequency through an initial reset step;  
4           detecting the presence of a program clock reference (PCR) value in a digital data stream  
5   to load the detected PCR value as the temporary STC value;  
6           first calculating a difference between each subsequently detected PCR value and the  
7   loaded temporary STC value to obtain first resultant values;  
8           first determining whether a currently detected PCR value has been updated two or more  
9   times;

10 storing the first resultant values when the first determination result indicates the currently  
11 detected PCR values have not been updated two or more times and returning to the detecting step;  
12 second calculating gap values between a current first resultant value and the stored first  
13 resultant values to obtain second resultant values;  
14 updating the first resultant values and storing the second resultant values;  
15 second determining whether a predetermined number of the detected PCR values have  
16 been updated two or more times;  
17 obtaining a mean value of the stored second resultant values if the second determination  
18 result indicates the predetermined number of the detected PCR values have been updated two or  
19 more times;  
20 returning to the detecting step of the PCR values if the second determination result  
21 indicated the predetermined number of the detected PCR values have not been updated two or  
22 more times; and  
23 outputting a controlled clock signal with a desired frequency based on the mean value of  
24 the second resultant values.

1 6. A device for controlling a system time clock (STC), comprising:

2 a plurality of program clock registers to temporarily store a plurality of program clock  
3 reference (PCR) values;  
4 a temporary STC counter to count an STC value based on a control clock signal;  
5 temporary STC registers to temporarily store the plurality of temporary STC values  
6 counted by the temporary STC counter;

7 a micro-controller unit (MCU) to calculate a gap value being a difference between a  
8 respectively received PCR values and STC values stored in the temporary STC registers;

9 a plurality of difference registers (DIF) to temporarily store a plurality of first resultant  
10 values generated from the gap value between the PCR and STC values of the MCU;

11 a plurality of gap registers to temporarily store second resultant values generated by  
12 calculating a gap value between a current and previous first resultant value stored in the DIF  
13 registers;

14 a controller to check whether all the PCR values have been updated two or more times;

15 a pulse width modulator (PWM) controller generating a mean value of a predetermined  
16 number of the second based resultant values;

17 an LPF/gain controller to perform low pass filtering and gain control of output from the  
18 PWM controller; and

19 a voltage controlled oscillator to output the control clock signal based on output of the  
20 the LPF/gain controller.

1 7. The device of claim 6, wherein the DIF registers, the PCR registers, the temporary STC  
2 registers, the gap registers, and the temporary STC counter are initiated to increase a value of the  
3 temporary STC counter to a desired frequency before temporarily storing the plurality of PCR  
4 values.

1 8. A method for controlling a system time clock (STC) of an MPEG decoder comprising  
2 the steps of:

3 detecting respective program clock register (PCR) values and respectively storing the  
4 detected PCR values and a temporary STC value;

5 implementing an interrupt operation to read out the PCR value and the temporary STC  
6 counter value and respectively calculating first resultant values of (PCR value – STC value) and  
7 second resultant values of (a current first resultant value - a previous first resultant value);

8 storing the calculated first resultant values in a corresponding register and storing the  
9 second resultant values in a corresponding register;

10 determining whether a predetermined number of the PCR values have been updated two  
11 or more times;

12 obtaining a mean value of the second resultant values and storing the mean value when  
13 the determining step determines that the predetermined number of the PCR values have been  
14 updated two or more times;

15 outputting a controlled clock of a desired frequency using the stored mean value; and  
16 generating the temporary STC value based on the controlled clock.

1 9. The method of claim 8, wherein the interrupt operation is implemented only one time  
2 after the predetermined number of the PCR values have been updated without respectively  
3 implementing the interrupt operation for the respective PCR values.

1 10. The method of claim 9, further comprising the step of returning to the step of  
2 detecting the PCR values if the determining step determines that the predetermined number of  
3 the PCR values have not been updated two or more times.

11. An apparatus for generating a decoder clock signal, comprising:

a detector detecting a plurality of program clock reference (PCR) values encoded by an encoder clocked using an encoder clock signal;

a processor generating a first initial difference value by calculating a difference between a first detected PCR value and a system time clock (STC) value generated when the first PCR value was detected;

the processor generating a second initial difference value by calculating a difference between a second detected PCR value and a STC value generated when the second PCR value was detected;

the processor generating a composite difference value by calculating a difference between the first initial difference value and the second initial difference value;

an oscillator generating a decoder clock signal based on the composite difference value;

and

a counter generating the system time clock values based on the decoder clock signal.

12. The apparatus of claim 11, wherein the processor comprises:

a mean calculator calculating an arithmetic mean of the composite difference values for a predetermined number of PCR values detected by the detector.

13. The apparatus of claim 12, further comprising:

a controller determining whether a current PCR value has been updated two or more times; and

4 a plurality of difference (DIF) registers storing successively the first initial difference  
5 values output from the processor if the current PCR value has not been updated two or more  
6 times under the control of the controller; and wherein

7 the processor calculates the second initial difference values if the PCR value has been  
8 updated two or more times, and stores successively calculated second initial difference values  
9 in a plurality of gap registers.

14. The apparatus of claim 12, wherein the processor comprises:

10 a first subtractor generating a first initial difference value by calculating a difference  
11 between the first detected PCR value and the STC value generated when the first PCR value was  
12 detected, and generating a second initial difference value by calculating the difference between  
13 a second detected PCR value and the STC value generated when the second PCR value was  
14 detected; and

15 a second subtractor generating the composite difference value by calculating the  
16 difference between the first initial difference value and the second initial difference value.

15. The apparatus of claim 14, wherein the processor further comprises:

a plurality of first registers receiving and storing the first and second initial difference values from the first subtractor; and

a plurality of second registers receiving and storing the composite difference values from the second subtractor.

16. The apparatus of claim 15, wherein the processor further comprises:

a mean calculator calculating a mean of the stored composite difference values;

a pulse width modulation (PWM) controller receiving an output from the mean calculator and outputting a pulse width modulated signal based on the output from the mean calculator; and

a low pass filter (LPF) and gain controller low pass filtering and gain controlling the pulse width modulated signal from the PWM controller and supplying a resulting signal to the oscillator.

17. The apparatus of claim 11, wherein the processor comprises:

a common data line;

a plurality of registers commonly connected to the common data line, and storing a plurality of the first and second initial difference values and storing a plurality of the composite difference values; and

a micro-controller operatively connected with the registers via the common data line, generating the first initial difference value, generating the second initial difference value, generating the composite difference value, and calculating an arithmetic mean of the composite difference values for a predetermined number of the PCR values.



1 18. The apparatus of claim 17, wherein the processor further comprises:

2 a pulse width modulation (PWM) controller connected with the common data line,  
3 receiving an output from the micro-controller, and outputting a pulse width modulated signal; and  
4 a low pass filter (LPF) and gain controller receiving the pulse width modulated signal  
5 from the PWM controller, and outputting a low pass filtered and gain controlled signal to the  
6 oscillator.

19. The apparatus of claim 18, further comprising a plurality of temporary STC registers  
connected with the common data line and storing the count values from the counter prior to  
processing by the micro-controller.